Several useful multilevel logic optimization transformations (MLOT), not known to preserve path delay fault testability (PDFT), are shown to indeed do so. We show that, while minimizing area, a number of MLOTs can also be used to \improve" PDFT! A su cient condition for identifying PDFT unate circuits is presented. We show how these results can be used to: improve a known method for synthesizing PDFT circuits; and to prove the PDFT of designs not known to be so.
Introduction
Delay testing attempts to verify the timing speci cations of circuits. Two models for delay testing are: path delay testing 6, 10, 11, 14, 18] ; and gate delay testing 6] . We assume path delay testing that uses the path delay fault model discussed below.
Along every physical path, from an input to an output of the combinational circuit, two distinct transitions -P f , input falling and P r , input rising -can propagate. These two transitions correspond to two delay faults (DFs). Delay testing ascertains if, for every physical path P, both P f ; P r can propagate within a predetermined interval of time T ( a function of the operating clock rate ). 1 Research Supported by NSF Grant No. MIP-9102509. straint " 4, 5] but are SPP-HF TPTs. These results help in the exploration of a much larger design space.
TPTs are useful when a DFT circuit is available. Often it isn't. In addition, a designer may not want to trade o \testability" with \area". We show that a number of area optimization ATs, if carefully applied, can be used to improve testability while reducing area.
Use of ATs, like SR-1, to enhance testability 8] motivates the notion of Testability Enhancing Transformations ( TETs ) discussed in Section 2. We show that: Division by Multiple Cube (DMC)and DSCC are TETs; and Division by Single Cube (DSC), XORC and D(2,2,3)C are not TETs.
Understanding characteristics of DFT circuits is useful in enhancing known synthesis procedures and ascertain if known implementations are DFT. Such characteristics for two level circuits are known 10]. We present a su cient condition that helps in identifying unate, multilevel circuits that are MPP-HF DFT. Our result is stronger than 10] in that it identi es multilevel unate MPP-HF DFT circuits. It is weaker than 10] in that it identi es conditions for MPP-HF DFT and not SPP-HF DFT circuits. Applications of these theoreticals results are discussed.
Fanout free circuits contain no fanout points. In Tree Circuits, factored form 2] or Multilevel Expressions( Figure1(a) ) only primary inputs can fanout.
Testability Properties of ATs
The following de nitions are from 2]. A cube is a collection of input literals like fa; b; cg denoting the product term abc. If a sum-of-product expression ( SOP ) consist of one cube it is a single cube else, it is a multiple cube( e.g. ab + ab ).
The support of SOP f (sup(f)) is the set of variables in f. SOP f is algebraic i no cube of f is contained in any other cube of f. Product of two SOPs FG is algebraic i both F; G are algebraic and sup(F) T sup(G) = .
For two SOPs f; g resubstitution of g in f consists of expressing f as a function of g and the original inputs of f. For example, f = a + bc; g = a + b; f = g(a + c) i.e. f = pg + r, p; r being SOPs. It is an algebraic ( Boolean ) resubstitution i pg is ( is not ) an algebraic product. Division is rewriting f as qp+r. It Thus DSCC an algebraic resubstitution with \constrained" complement.
For XORC ( Figure 6 ) M a is de ned as g = (ab+ab)A+(ab+ab)B, and M b is de ned as: k = ba + ab; f = Ak + Bk. It is an algebraic resubstitution with complement not satisfying the \constraint", because (ab + ab) cannot be derived from ab + ab by \pushing out NOTs".
For D(2,2,3)C ( Figure 7 ) M a is de ned as g = Aab+Aac+Bab+Bca, and M b is de ned as: k = ac + ab; f = Ak + Bk. It is an example of algebraic resubstitution with complement not satisfy the \constraint" because, (ab + ac) cannot be derived from ab + ca by \pushing out NOTs". Figure 2 is derived from C a using either DSCC, XORC or D(2,2,3)C then for every modi ed path q 2 in C b 9 a modi ed path p 2 in C a s.t. V =< V 1; V 2 > is an MPP-HF-RT ( SPP-HF-RT ) for a transition along p 2 i V is an MPP-HF-RT ( SPP-HF-RT ) for the same transition along q 2 . Theorem 2.3. DSCC, XORC, D(2,2,3)C are MPP-HF as well as SPP-HF TPTs.
A result along the lines of Theorem 2.3 is claimed in 16] and a very similar result was obtained in 3]. The proof sketch in 3] is di erent from the one we present here. Some of the derivations in our proofs are used to prove the rest of the results in the section.
Note that if an AT T is an SPP-HF TPT ( MPP-HF TPT ) then it does not imply that T is also an MPP-HF TPT ( SPP-HF TPT ). In addition, it is important to know if a TPT is an MPP-HF TPT or an SPP-HF TPT. This is because even if C a of Figure 2 There exists a MPP-HF RT for < p > t ; t 2 fr; fg i 9 a MPP-HF RT for any < q > t where q = p 1 q 2 p 3 ; q 2 2 f< B; h; g >; : : :; < B; k; g >g is an m-segment in Figure 5 (a).
Lemma 2.9. Let p = p 1 p 22 p 3 be a modi ed path of C a , p 22 its m-segment, and p 22 2 S = f< A; d; f >; < a 1 ; c; d; f >; : : : < a k ; c; d; f >; < a k ; c; e; h; f >g ( Figure 5(a) ). Then, 9 a unique modi ed path q = p 1 q 22 p 3 s.t. V is a MPP-HF RT for < p > t i V is a MPP-HF RT for < q > t . For each p 22 2 S, the unique q 22 is shown in In 8] heuristics for carefully selecting the proper SR-1 transformation to improve testability was suggested. Similar heuristics can be derived from the rst two ( third ) implications suggests a heuristic for DMC( DSCC ). We leave it to the interested reader to experimentally evaluate the e ectiveness of these heuristics.
Testability of Unate Circuits
The factored form F = (a + b)((d + e) + (a +c)) is SPP-HF DFT. This factored form cannot be derived from any SOP form using \algebraic transformations". Therefore results on delay fault testability of SOP circuits and delay fault testability preserving properties of \algebraic transformations" cannot be used to identify this factored form to be DFT. It can be derived from a product-of-sum form by Boolean factorization. However, Boolean factorization does not, in general are not TPTs. In short, known theoretical results fail to identify F to be a DFT circuit. However, this circuit has a property, which we will state below, makes it a DFT circuit. This property will be shown to be a su cient condition for a circuit to be a DFT circuit.
NAND, NOR, NOT ( OR, AND ) are gates of odd parity (even parity). Path P from X to Y is of even ( odd ) parity i , excluding node X, P traverses an even ( odd ) number of odd parity gates.
An input variable X is a unate variable i every pair of reconverging , starting at X, have the same parity. Else it is a binate variable. In Figure 1 : e is unate; and a; b; c; d; f are binate. A circuit C is a unate circuit i every input of C is unate.
A circuit is stuck-at irredundant i 9 a test for all single stuck-at faults in it. Else, it is stuck-at redundant. A circuit is all path irredundant i 8 input variables X, and 8 single path p starting from X to a primary output 9 an input vector T 0 ( T 1 ) that detects the fault X s-a-0 ( s-a-1 ) and T 0 ( T 1 ) propagates the fault along p, and no other path, to the same primary output. In Figure 8 b s-a-1 along multiple paths < b; e; f; h >, < b; e; g; h >. All-path-irredundancy is a stronger condition that stuck-at irredundancy.
For input vector T i and input variable X the input vector adj(T i ; X) di ers from T i only in the value it assigns to X. In Table 1 , T2 = adj(T1; e) and T4 = adj(T3; e). Lemma 3.2. Let X be a unate input of the all-path-irredundant circuit C, P =< X; a 2 ; : : :; a n = Y > a single path starting at X and T X 0 (T X 1 ) a test for the fault \line < X; a 2 > s-a-0 ( s-a-1 )" s.t. T X 0 (T X 1 ) propagates the fault along the single path P. Then, V X r =< adj(T X 0 ; X); T X 0 > ( V X f =< adj(T X 1 ; X); T X 1 > ) is an MPP-HF RT for the DF input rising ( input falling ) along P.
In Figure RTs constructed using Lemma 3.2 can be MPP-HF or SPP-HF. T2 of Table 1 is a test for line < e; 9 > s-a-1 (Figure 1(a) ). RT < adj(T2; e); T2 > is an SPP-HF test for the falling transition along < e; 9; 11; 12 >(Figure1(a)). Similarly, < adj(T4; e); T4 >, constructed from T4 of Table 1 , a test for line < e; 9 > s-a-1, is an MPP-HF RT for a falling transition along < e; 9; 11; 12 > (Figure 1(b) ).
Relationship between tests for stuck-at faults and RTs for DFs were studied in 17]. In 17] RTs for a path in a network was derived from a test for a stuck-at fault in another network 0 . We construct RTs for a path in from a test for a stuck-at fault in the network itself. However, unlike the method in 17], our method can be used to construct RTs for paths starting at unate inputs only. From Lemmas 3.1, 3.2 we have Theorem 3.3. Theorem 3.3. All-path-irredundancy is a condition for unate circuits to be MPP-HF DFT.
Cor. 3.4. A unate, multilevel, multi-output tree circuit is MPP-HF DFT if every component is stuck-at-irredundant.
Application

Carry Lookahead Adders
The carrychain of the CarryLookAhead Adder ( Figure 9 ) is all-path-irredundant and for each i, cone of c i is unate. Therefore, Theorem 3.3 implies 9 an MPP-HF RT for all paths starting at the inputs and terminating at c i . Thus, the carrychain is DFT. Each B i is DFT. Moreover, (8i)c i is a function of C 0 ; x 1 ; y 1 ; : : : ; x i?1 ; y i?1 . Therefore, c i is independent of x i ; y i . This and Theorem 4.4 from 6] implies that carry lookahead adders are MPP-HF DFT. This also implies that adders using group carrylookahead are also MPP-HF DFT. Prior to this only ripple carry adders were known to be DFT 6].
Unate Decomposition
Shannon's Expansion of Boolean expression E w.r.t. a splitting variable X j is given by X j E 0 + X j E 1 where: E 1 ; E 0 are cofactors of E w.r.t. X j .
Theorem 4.1. 10] Let C 0 ; C 1 be MPP-HF ( SPP-HF ) DFT circuits implementing cofactors E 0 ; E 1 of X j . Then, C derived using decomposition rules of Figure 10 are MPP-HF ( SPP-HF ) DFT circuits. The following Unate Decomposition paradigm to synthesize DFT circuits 10] can be enhanced as discussed below.
Robust-Testable-Design(F)
Step 1. Minimize the function F for a two level design.
Step 2. Check if the DFs in the two-level circuit of Step 1 are detectable. If yes, stop.
Step 3. Apply \a heuristic" to select the splitting variable X i .
Step 4. Call Robust-Testable-Design(F X i ) and Robust-Testable-Design(F X i ) to realize the DFT circuit using Theorem 4.1.
MultiLevel Decomposition
Step 1. Given a multilevel circuit G convert it into a Tree Circuit C 1 .
Step 2. Convert C 1 into a stuck-at irredundant circuit C E by identifying the irredundant s-a faults and eliminating them.
Step 3. If C E is MPP-HF DFT then return. Else, choose a binate variable X j as the splitting variable using heuristics from 10].
Step 4. Determine the cofactors C 0 E ; C 1 E of C E w.r.t X j . Use MultiLevel Decomposition to construct MPP-HF DFT versions C 0 ; C 1 respectively of C 0 E ; C 1 E .
Step. 5. Use the rules of Figure 10 to construct an MPP-HF DFT version C of C E .
Cor 3.4 guarantees that Step 4 of MultiLevel Decomposition will terminate. Thus, it is a complete procedure for synthesizing DFT circuits.
The important di erence between the above two procedures is that, unlike ProcedureRobust-Testable-Design, Multilevel Decomposition is not constrained to start with a two-level design but can start with any multilevel Tree Circuit ( which includes two-level designs ). This distinction is important because for some Boolean functions every two-level expression is very large. As a result, because of resource constraint, it may not be possible to use Procedure-Robust-Testable-Design. On the other hand, there often exists a small Tree Circuits for such Boolean functions. In this case MultiLevel Decomposition can be used.
Thus our decomposition algorithm is more powerful and exible than previously known decomposition algorithm for synthesizing DFT circuits. This, in turn allows the exploration of a much larger design space while synthesizing DFT circuits.
Pre and Post-Decomposition
The above algorithms, although complete, are unsatisfactory because the resulting designs have large area overhead. To alleviate this problem a paradigm that seems to be evolving is a three step process: Pre-Expansion; Decomposition; and Post-Expansion. We have seen above how our results improves the Decomposition Phase.
In Pre-Expansion attempts are made to covert the given untestable circuit into a DFT circuit using TETs or extra-inputs. We have shown that in addition to SR-1, TPTs DMC, DSCC, but not DSC, XORC and D(2,2,3)C, can be used in this phase. Thus, using these additional ATs, a larger design space can be explored during Pre-Expansion.
During Post-Expansion TPTs are used to reduce the area of the synthesized DFTs. Our results state that in addition to algebraic factorization based ATs other ATs based on dual extraction can also be used. Thus, even in this phase our results enable the exploration of a much larger design space.
Conclusion
We addressed a number of issues pertaining to the synthesis of DFT circuits. They enhance the evolving paradigm for synthesizing DFT circuits by making it possible to explore a larger design space. Hopefully these results constitutes some useful steps, in the right direction, in our attempt to develop a practical system for synthesizing DFT circuits.
Appendix I ( Proof of Lemmas 3.1, 3.2 )
The following de nitions are illustrated using Figure 1(a) . Let P =< a 1 ; : : :; a n > be a path that passes through gates a 1 ; : : : ; a n . Then, inputs of gates a 2 ; : : :; a n that do not lie along P are o -path inputs of P. If P =< a; 6; 10; 12 > then < c; 6 >; < 7; 10 > are two of its o -path inputs. Inputs of gates that lie along P constitute the on-path inputs of path P.
If k is an o -path input of P and an input of gate a j then k is an o -path input of a j w.r.t P. Line < 7; 10 > is an o -path input of gate 10 w.r.t. path < a; 6; 10; 12 >. For all a j , if an input k of a j is an on-path input of path P then k is an on-path input of a j w.r.t. P.
Signal states of a line w, on application of a pair of input vectors < V 1; V 2 >, are represented using multivalued logic 11] as follows: S0(S1) i the steady state value at w, on application of both V 1; V 2, is 0(1) and there are no hazards during the transition interval; and U0(U1) i the steady state value at w, on application of V 2, is 0(1) independent of the steady state value, on application of V 1, and the state of the signal during the transition interval.
Lemma AI.1. 11] V =< V 1; V 2 > is a robust test for a 1 ! 0 ( 0 ! 1 ) along P i V 1(a 1 ) = 1(0), V 2(a 1 ) = 0(1) and each gate a j along P satis es the following condition.
(i) There is a 0 ! 1 transition at the on-path input < a j?1 ; a j > of a j w.r.t. P. If( a j is a NAND or AND gate ) then for each o -path input I of a j w. r. t. P V (I) = S1 or U1. If( a j is a NOR, OR gate ) then for each o -path input I of a j w. r. t. P V (I) = S0.
(ii) There is a 1 ! 0 transition at the on-path input < a j?1 ; a j > of a j w.r.t. P. If( a j is a NAND or AND gate ) then for each o -path input I of a j w. r. t. P V (I) = S1. If( a j is a NOR, OR gate ) then for each o -path input I of a j w. r. t. P V (I) = S0 or U0.
Cor AI.2. If no o -path input of P is assigned either U0; U1; there are no hazards at any of these inputs; and V satis es the conditions of Lemma AI.1 then, V is an SPP-HF Robust test. Proof. (i) Among all the primary inputs of C, on application of V , there is a transition only at the unate input X. Let Lemma 3.2. Let X be a unate input of the all-path-irredundant circuit C, P =< X; a 2 ; : : :; a n = Y > a path starting at X and T X 0 (T X 1 ) a test for the fault \line < X; a 2 > s-a-0 ( s-a-1 )" s.t. T X 0 (T X 1 ) propagates the fault along P. Then, V X r =< adj(T X 0 ; X); T X 0 > ( V X f =< adj(T X 1 ; X); T X 1 > ) is an MPP-HF RT for the DF input rising ( input falling ) along P.
Proof. The proof for V X r is presented. The proof for V X f is very similar. For notational simplicity we assume that every gate has a fanin of at most two. The proof of the lemma when gates have larger fanin is very similar. To show that V X r is an MPP-HF robust test for the input rising along P we show that V X r satis es the conditions of Lemma AI.1. Since, T X 0 is a test for line < X; a 2 > s-a-0 therefore T X 0 (X) = 1. From the de nition of adj(T X 0 ; X) it follows that adj(T X 0 ; X)(X) = 0. Therefore, V X r result in a rising transition at X. It is HF because of Lemma 3.1. We next show that V X r \robustly propagates" this transition through gates a 2 ; : : : ; a n that is traversed by P, as required by Lemma AI.1. Consider any gate a j in P and refer to Figure 11 . In Figure 11 , for each gate shown, input A is the on-path input of a j w.r.t. P and B is the o -path input of a j w.r.t. P. The transition shown at A is the transition that propagates from X to a j .
First consider a 0 ! 1 transition at A. On application of V X r , there cannot be any hazard at the lines in the given circuit C and there can only be unidirectional transitions at the inputs of any gate ( in particular a j ) ( Lemma 3.1). Thus, on application of V X r , B can have the transition S0; S1, or 0 ! 1. However, not all these values are possible. We have four cases. Case 1. a j is a NOR gate. T X 0 is a test for line < X; a 2 > s-a-0 that propagates the fault along P. Therefore, T X 0 (B) = 0. Thus, on application of V X r , line B cannot have the value S1 nor can there be a 0 ! 1 transition at B. Therefore, the only possible value at B, on application of V X r , is S0. This is shown in Figure 11 ( top, left hand corner ). This satis es the conditions of Lemma AI.1. Case 2. a j is an AND gate. Using an argument similar to Case 1 we have T X 0 (B) = 1. Therefore, V X r (B) 6 = S0. Thus, as shown in Figure 11 , V X r (B) 2 f0 ! 1; S1g both of which satis es the conditions of Lemma AI.1. Hence, even in this case, V X r robustly propagates the fault to the output of a j .
Case 3. a j is a NAND gate. Similar to the AND case. Case 4. a j is an OR gate. Similar to the NOR case. Thus, if a 0 ! 1 transition arrives at the input of any gate a j that is traversed by P then V X r will robustly propagate that transition to the output of a j . Similarly if a 1 ! 0 transition arrives at A then V X r robustly propagates it to the output of a j . To help the reader go through the four possible cases in Figure 11 we have presented the possible signal values at B for these four cases. 2 Appendix II ( Proof of Lemmas 2.1, 2.2 )
In subsequent proofs, to denote the state of the signal at line w on application of the pair V =< V 1; V 2 >, we use the set L = fS0; S1; r; f; hr; hf; h0; h1g. Let V 1(w); V 2(w) be the steady state values at w on application of V 1; V 2 respectively. V (w) has the value: S0(S1) i V 1(w) = V 2(w) = 0(1) and w is hazard free; h0(h1) i V 1(w) = V 2(w) = 0(1) and there exists a hazard at w; r(f) i V 1(w) = 0(1); V 2 = 1(0) and there are no hazards at w; and hr(hf) i V 1(w) = 0(1); V 2 = 1(0) and there exists a hazard at w.
We use some ideas from propositional calculus 12]. V (w) = a denotes the proposition that line w has the value a 2 L. If X; Y are two propositions than XY denotes the \logical and" of these two propositions and X +Y denotes the \logical or" of these two propositions. Note that, in Figure 2 , if M a ; M b implement the same Boolean function then V 1(g) = V 1(f) and V 2(g) = V 2(f). Thus: V (g) = S1 can imply either V (f) = S1 or V (f) = h1; V (g) = S0 can imply either V (f) = S0 or V (f) = h0; V (g) = r can imply either V (f) = r or V (f) = hr; and V (g) = f can imply V (f) = f or V (f) = hf. This leads to the following observation.
Observation AII.1. (i) To show that V(g) is hazard free implies V(f) is hazard free we only need to show that: V (g) = S1 =) V (f) = S1; V (g) = S0 =) V (f) = S0; V (g) = r =) V (f) = r; and V (g) = f =) V (f) = f.
(ii) To show that V (g) = a () V (f) = a; 8a 2 L we only need to show that: V (g) = S1 () V (f) = S1; V (g) = S0 () V Proof. To prove the lemma it is enough to show that for any input-pair V , V (g) is \hazard-fee" implies that V (f) is \hazard-free". We use Observation AII. Table 3 . The combination of values, over L, at the inputs a 1 ; : : : ; a k ; A; B of Figure 5 (a) that set g to S0; S1; r; f are shown in Table 3 . Some entries are ordered pairs of the form p,q. This implies that the corresponding variable can have either the value p or q. The entry`-' represents the fact that the corresponding variable can be assigned any value from the set L. The reader can verify that these are exactly the combination of input values that will also set f of Figure 5 (b) respectively to S0; S1; r; f. Tables 4, 5 Proof. It is enough to show that given any q 2 we can always de ne p 2 satisfying the conditions of the lemma. Given, q 2 = q 21 q 22 q 23 de ne p 2 = q 21 p 22 q 23 where the two paths di er only in the m-segment. First, consider DSCC ( Figure 5 ). Using Observation AII.1(ii) and Table 3 it can be veri ed that (V (g) = a) () (V (f) = a); 8a 2 L. Thus, it is enough to show that 8q 22 of Figure 5 (b) 9 p 22 of Figure 5 (a) s.t. if V \robustly propagates" a \hazard-free transition" along p 22 then V also \robustly propagates" a \hazard-free transition" along q 22 . Let < p > t denote the proposition that, on application of an input-pair V , an input transition \t" \robustly propagates" along the path p and there are no hazards along p, t 2 fr; fg. Whether we are considering multiple paths or single paths will become clear from the context.
In Table 2 for each q 22 of Figure 5 (b) 9 a p 22 of Figure 5 (a). We next show that for each pair p 22 ; q 22 of Table 2 < p 22 > t =)< q 22 > t ; t 2 fr; fg . We show this by deriving a propositional expression for < p 22 > t using Figure 5 (a) and verifying that this expression implies < q 22 > t . There are two cases to be considered. One for MPP-HF-RTs and the other for SPP-HF-RTs. We rst consider the case for MPP-HF-RT for the rst pair of Table 2 . From Figure  5 (a) < p 22 > r =< A; e; g > r () (A = r)((a 1 = S1 + a 1 = r) : : : (a k = S1 + a k = r))((h = S0) : : : (k = S0)) () (A = r)((a 1 = S1 + a 1 = r) : : : (a k = S1 + a k = r))((a 1 = S1 + B = S0) : : : (a k = S1 + B = S0)) () (A = r)((a 1 = S1 + a 1 = r) : : : (a k = S1 + a k = r))(B = S0 + (a 1 = S1) : : : (a k = S1)) () (A = r)((a 1 = S1 + a 1 = r) : : : (a k = S1 + a k = r)(B = S0) + (a 1 = S1) : : : (a k = S1)) () (A = r)((c = S1 + c = r)(B = S0) + (c = S1)) /* From Figure 5 (b) */ () (A = r)((c = S1 + c = r)(h = S0) + (c = S1)(h = S0)) ()< A; d; f > r =< q 22 > r :
(AII.1)
We next consider the case for SPP-HF-RT for the rst pair. From Figure 5 (a) < p 22 > r =< A; e; g > r () (A = r)((a 1 = S1) : : : (a k = S1))((h = S0) : : : (k = S0)) () (A = r)((a 1 = S1) : : : (a k = S1))((a 1 = S1 + B = S0) : : : (a k = S1 + B = S0)) () (A = r)((a 1 = S1) : : : (a k = S1))(B = S0 + (a 1 = S1) : : : (a k = S1)) () (A = r)((a 1 = S1) : : : (a k = S1)(B = S0) + (a 1 = S1) : : : (a k = S1)) () (A = r)((c = S1)(B = S0) + (c = S1)) /* From Figure 5 (b) */ () (A = r)((c = S1)(h = S0) + (c = S1)(h = S0)) ()< A; d; f > r =< q 22 > r :
Note that the above derivation for SPP-HF-RT is a simpli cation of the derivation for the MPP-HF-RT case. This will be true in general. Henceforth, we will only present the derivation for the MPP-HF-RT case and leave the derivation for the SPP-HF-RT case to the interested reader.
< p 22 > f =< A; e; g > f () (A = f)((a 1 = S1) : : : (a k = S1))((h = S0+h = f) : :
() (A = f)((a 1 = S1) : : : (a k = S1))((a 1 = S1 + B = S0 + (a 1 = r)(B = S1) + (a 1 = S0)(B = f) + (a 1 = r)(B = f)) : : : (a k = S1 + B = S0 + (a k = r)(B = S1) + (a k = S0)(B = f)) () (A = f)((a 1 = S1) : : : (a k = S1))((a 1 = S1 + B = S0) : : : (a k = S1 + B = S0)) () (A = f)((a 1 = S1) : : : (a k = S1))(B = S0 + (a 1 = S1) : : : (a k = S1)) () (A = f)(c = S1)(B = S0 + c = S1) /* From Figure 5 (b) */ () (A = f)(c = S1) () (A = f)(c = S1)(h = S0) ()< A; d; f > f =< q 22 > f : (AII.2)
For the second pair of Table 2 , from Figure 5 (a) < p 22 > r =< a 1 ; e; g > r () (a 1 = r)((A = S1 + A = r)(a 2 = S1 + a 2 = r) : : : (a k = S1 + a k = r))((h = S0) : : : (k = S0)) () (a 1 = r)((A = S1 + A = r)(a 2 = S1 + a 2 = r) : : : (a k = S1 + a k = r))((a 1 = S1 + B = S0) : : : (a k = S1 + B = S0)) () (a 1 = r)((A = S1 + A = r)(a 2 = S1 + a 2 = r) : : : (a k = S1 + a k = r))(B = S0 + (a 1 = S1) : : : (a k = S1)) () (a 1 = r)(A = S1 + A = r)(a 2 = S1 + a 2 = r) : : : (a k = S1 + a k = r)(B = S0) =) (a 1 = r)(A = S1 + A = r)(a 2 = S1 + a 2 = r) : : : (a k = S1 + a k = r)(h = S0) /* From Figure 5 (b) */ ()< a 1 ; c; d; f > r =< q 22 > r : (AII.3)
< p 22 > f =< a 1 ; e; g > f () (a 1 = f)((a 2 = S1) : : : (a k = S1)(A = S1)(h = f + h = S0) : : : (k = f + k = S0)) () (a 1 = f)((a 2 = S1) : : : (a k = S1)(A = S1) (a 1 = S1 + B = S0 + (B = S1)(a 1 = r) + (a 1 = S0)(B = f) + (a 1 = r)(B = f)) : : : (a k = S1 + B = S0 + (B = S1)(a k = r) + (a k = S0)(B = f) + (a k = r)(B = f)) () (a 1 = f)(a 2 = S1) : : : (a k = S1)(A = S1)(B = S0) : : : (a k = S1 + B = S0) () (a 1 = f)(a 2 = S1) : : : (a k = S1)(A = S1)(B = S0) () (a 1 = f)(a 2 = S1) : : : (a k = S1)(A = S1)(h = S0) /* From Figure 5 (b) */ ()< a 1 ; c; d; f > f =< q 22 > f : (AII.4)
The two cases for the next three pairs of Table 2 are very similar to the second pair and therefore omitted. For the last pair of Table 2 we have the following. The reader can verify that Tables 6, 7 can be used respectively for XORC and D(2,2,3)C in a manner analogous to how Table 2 Proof. We rst prove the case for DSC (Figure 3 ). It is su cient to show that 8 modi edpath p i in C a 9 a modi ed-path q i in C b s.t. < p i > t ; t 2 fr; fg has a \hazard free" RT i < q i > t has a \hazard free" RT. () (a 1 = f)(a 2 = S1) : : : (a t = S1)(B 1 = S1) (a 1 = S0 + : : : a t = S0 + B 2 = S0+ (a 1 = f)(a 2 = f + a 2 = S1) : : : (a t = S1 + a t = f)(B 2 = f + B 2 = S1) + : : :+ (a t = f)(a 1 = f + a 1 = S1) : : : (a t?1 = S1 + a t?1 = f)(B 2 = f + B 2 = S1)+ (B 2 = f)(a 1 = f + a 1 = S1) : : : (a t = S1 + a t = f)) : : : (a 1 = S0 + : : : a t = S0 + B m = S0+ (a 1 = f)(a 2 = f + a 2 = S1) : : : (a t = S1 + a t = f)(B m = f + B m = S1) + : : :+ (a t = f)(a 1 = f + a 1 = S1) : : : (a t?1 = S1 + a t?1 = f)(B m = f + B m = S1)+ (B m = f)(a 1 = f + a 1 = S1) : : : (a t = S1 + a t = f)) () (a 1 = f)(a 2 = S1) : : : (a t = S1)(B 1 = S1) (B 2 = S0 + (a 1 = f)(a 2 = S1) : : : (a t = S1)(B 2 = f + B 2 = S1)) : : : (B m = S0 + (a 1 = f)(a 2 = S1) : : : (a t = S1)(B m = f + B m = S1)) () (a 1 = f)(a 2 = S1) : : : (a t = S1)(B 1 = S1) For XORC, the one-one correspondence is shown in Table 6 . For D(2,2,3)C the one-one correspondence is shown in Table 7 . The proof for these two cases is very similar to that for DSC and left to the interested reader. 2 Lemma 2.6. Let C b be derived from C a using DMC. For t 2 fr; fg, if V is a \hazard free" RT for any of the DFs < p > t of C a where: p = p 1 q 2 p 3 is a modi ed path in C a ; q 2 is an m-segment; and q 2 2 f< l; c 1 ; g >; : : :; < l; c m ; g >g then V is also a \hazard free" RT for the DF < q > t . Here, q = p 1 p 2 p 3 is a modi ed path in C b and p 2 =< l; A 1 ; c; f > i.e. p 2 is an A-Segment.
Proof. To prove the lemma it is su cient to show that < l; c 1 ; g > t + : : : + < l; c m ; g > t =)< l; A 1 ; c; f > t ; t 2 fr; fg. We use the conditions for MPP-HF-RT. From Figure : : : < a k ; c; d; f > < a k ; e; g > < a 1 ; c; e; h; f > < a 1 ; c; h; g > : : :
: : : < a k ; c; e; h; f > < a k ; d; k; g > < B; h; f > < B; h; g >; : : : ; < B; k; g > Table 3 DSCC A B a 1 : : : a k S0 S0 S0 -: : : -S0 -S1 : : : S1 -S0 S0 : : : --S0 -: : : S0 S1 S1 -S1 : : : S1 -S1 S0 : : : -: : : -S1 -: : : S0 r r S0 r,S1 : : : r,S1 S1 S0 r,S1 : : : r,S1
: : : S0 S1 f : : : f,S1 S0 S1 f,S1 : : : f S0 f S1,f : : : S1,f f f S0 f,S1 : : : f,S1 S1 S0 f,S1 : : : f,S1 S0 S1 r : : : r,S1 S0 S1 r,S1 : : : r S0 r S1,r : : : S1,r Table 4 XORC S0 a b A B --S0 S0 S1 S1 S0 -S0 S0 S0 -S0 S1 -S0 S1 S0 -S0 S1 S1 S0 S1 -S0 S1 S1 -S0 S0 -S1 S1 S1 -S1 r S0 S1 r -S1 S0 r -S0 r r,S1 S0 f S1 r,S1 S0 r S0 r,S1 S0 f S1 r,S1 S0 f S0 S1 f -S1 S0 f -S0 f f,S1 S0 r S1 f,S1 S0 f S0 f,S1 S0 r S1 f,S1 S0 Table 5  D(2,2,3)C  a  b  c A B  S0 S0 --S0  -S0 S0 -S0 -S0 -S0 S0 S1 S0 S1 S0 -S1 S0 S1 -S1 -S1 -S1 S1 -S0 S0 --S1 S1 -S0 -S1 r f r,S1 S0 r,S1 S0 S0 r S0 r,S1 S0 S0 S1 S0 r,S1 -r,S1 S0 r,S1 r,S1 S0 S1 S0 S1 r,S1 -f r f,S1 S0 f,S1 S0 S0 f S0 f,S1 S0 S0 S1 S0 f,S1 -f,S1 S0 f,S1 f,S1 S0 S1 S0 S1 f,S1 - Table 6 ( XORC ) q 22 p 22 < a; c; e; k; n; f > < a; d; h; n; q; g > < a; c; e; k; m; p; f > < a; d; k; p; r; g > < a; h; k; n; f > < a; e; n; q; g > < a; h; k; m; p; f > < a; m; p; r; g > < b; e; k; n; f > < b; h; n; q; g > < b; e; k; m; p; f > < b; m; p; r; g > < b; d; h; k; n; f > < b; e; n; q; g > < b; d; h; k; m; p; f > < b; h; n; q; g > < A; n; f > < A; q; g > < B; p; f > < B; r; g > Table 7 ( D(2,2,3)C ) q 22 p 22 < A; n; f > < A; k; g >; < A; m; g > < B; p; f > < B; n; g >; < B; p; g > < a; d; e; k; n; f > < a; d; k; g > < a; d; e; k; m; p; f > < a; p; g > < b; e; k; n; f > < b; k; g > < b; e; k; m; p; f > < b; e; n; g > < a; h; k; n; f > < a; m; g > < c; h; k; n; f > < c; m; g > < c; h; k; m; p; f > < c; h; p; g > Table 8 ( DSC ) p i2 q i2 < a 1 ; c 1 ; g > < a 1 
